

CLAIMS

What is claimed is:

1 1. A phase-locked loop (PLL) comprising:

2 a phase detector (PD) adapted to generate an up/down signal based on a phase difference between
3 a data signal and a clock signal input to the PD, wherein the phase error is generated by sampling of the
4 clock signal by the data signal;

5 a proportional charge pump adapted to generate a first voltage for a first time period based on the
6 up/down signal;

7 an integral charge pump adapted to generate a second voltage for a second time period across a
8 capacitor based upon the capacitance of the capacitor, a truncated version of the up/down signal, and a
9 sampling rate of the data by the PD, wherein the second time period is less than the first time period; and

10 a voltage-controlled oscillator (VCO) adapted to generate the clock signal based upon a
11 combination of the first and second voltages.

1 2. The invention as recited in claim 1, wherein the second voltage V_{int} is

$$V_{int} = (I_{icp}\Delta t/C1),$$

3 where I_{icp} is a current of the integral charge pump set by the up/down signal, Δt is a time interval based on
4 the sampling rate of the data, and $C1$ is the capacitance of the capacitor.

1 3. The invention as recited in claim 2, wherein the first voltage V_{prop} is

$$V_{prop} = I_{pcp} * R1,$$

3 where I_{pcp} is a current of the proportional charge pump set by the up/down signal, and $R1$ is a
4 resistance of a resistor across which the first voltage appears.

1 4. The invention as recited in claim 3, wherein a stability ζ of the PLL is:

$$\zeta \propto \frac{V_{prop}}{V_{int}} = \frac{I_{pcp}}{I_{icp}\Delta t} R1C1.$$

1 5. The invention as recited in claim 1, wherein the phase detector is a bang-bang phase
2 detector.

1 6. The invention as recited in claim 1, wherein the VCO comprises an inductor-capacitor
2 (LC) oscillator, the combination of the first and second voltages setting a first portion of the LC oscillator

3 capacitance, and a third voltage setting a second portion of the LC oscillator capacitance.

1 7. The invention as recited in claim 6, wherein the VCO comprises first and second pairs of
2 varactors, the combination of the first and second voltages setting the first portion of the LC oscillator
3 capacitance of the first pair of varactors, and a third voltage setting second portion of the LC oscillator
4 capacitance of the second pair of varactors.

1 8. The invention as recited in claim 6, wherein the third voltage is generated as a
2 combination of the second voltage and a reference voltage.

1 9. The invention as recited in claim 8, comprising a temperature compensation circuit having
2 first and second input ports coupled to the second voltage and the reference voltage, respectively, wherein:

3 the temperature compensation circuit is adapted to generate the third voltage based on a difference
4 between the second voltage and the reference voltage, and

5 the third voltage tends to operate the VCO in a manner so as to compensate for temperature
6 variations.

1 10. The invention as recited in claim 9, wherein the temperature compensation circuit
2 comprises an amplifier having the first and second input ports and an output port coupled to one terminal
3 of a second capacitor, the other terminal of the capacitor coupled to a common voltage and the third
4 voltage appearing across the second capacitor.

1 11. The invention as recited in claim 1, wherein the integral charge pump comprises a return-
2 to-zero charge pump.

1 12. The invention as recited in claim 1, wherein the proportional charge pump comprises a
2 non-return-to-zero charge pump.

1 13. The invention as recited in claim 1, further comprising a phase-frequency detector and a
2 multiplexer (MUX), wherein:

3 the frequency-phase detector is adapted to:

4 1) compare the clock signal and a reference signal,

5 2) generate a switch signal based on the comparison of the clock signal and the reference
6 signal, and

7 3) generate a phase difference between the clock signal and the reference signal; and

8 the MUX is adapted to select either i) the up/down signal or ii) the phase difference between the

clock signal and the reference signal as an input to the proportional and integral charge pumps,
wherein the proportional and integral charge pumps generate the first and second voltages based
upon the phase difference between the clock signal and the reference signal when selected as the input by
the MUX.

14. The invention as recited in claim 1, further comprising a divide-by-N, N a positive
number, the divide-by-N adapted to divide an output signal of the VCO by N to provide the clock signal.

15. The invention as recited in claim 1, wherein the PD is further adapted to generate a
retimed data signal based on the clock signal, wherein the retimed data signal is generated by the PD by
sampling of the data signal by the clock signal.

16. The invention as recited in claim 1, wherein the PLL is embodied in an integrated circuit.

17. A method of implementing a phase-locked loop (PLL) comprising the steps of:

(a) generating, by a phase detector (PD), an up/down signal based on a phase difference between a
data signal and a clock signal input to the PD, wherein the phase error is generated by sampling of the
clock signal by the data signal;

(b) generating a first voltage for a first time period based on the up/down signal; and

(c) generating a second voltage for a second time period across a capacitor based upon the
capacitance of the capacitor, a truncated version of the up/down signal, and a sampling rate of the data by
the PD, wherein the second time period is less than the first time period;

(d) combining the first and second voltages; and

(e) generating, with a voltage-controlled oscillator (VCO), the clock signal based upon the
combination of the first and second voltages..

18. The invention as recited in claim 17, wherein, for step (c), the second voltage V_{int} is

$$V_{int} = (I_{icp}\Delta t/C1),$$

where I_{icp} is a current of the integral charge pump set by the up/down signal, Δt is a time interval based on
the sampling rate of the data, and $C1$ is the capacitance of the capacitor.

19. The invention as recited in claim 18, wherein, for step (c), the first voltage V_{prop} is

$$V_{prop} = I_{pcp} * R1,$$

where I_{pcp} is a current of the proportional charge pump set by the up/down signal, and $R1$ is a

4 resistance of a resistor across which the first voltage appears.

1 20. The invention as recited in claim 19, wherein a stability ζ of the PLL is:

$$\zeta \propto \frac{V_{prop}}{V_{int}} = \frac{I_{pcp}}{I_{icp} \Delta t} R1C1.$$

1 21. The invention as recited in claim 17, wherein, for step (a), the phase detector is a bang-
2 bang phase detector.

1 22. The invention as recited in claim 17, wherein, for step (e), the VCO comprises an
2 inductor-capacitor (LC) oscillator, and step (d) comprises the steps of (d1) setting a first portion of the LC
3 oscillator capacitance based on the combination of the first and second voltages, (d2) generating a third
4 voltage, and (d3) setting a second portion of the LC oscillator capacitance based on the third voltage.

1 23. The invention as recited in claim 22, wherein, for step (e), the VCO comprises first and
2 second pairs of varactors, the combination of the first and second voltages setting the first portion of the
3 LC oscillator capacitance of the first pair of varactors, and the third voltage setting second portion of the
4 LC oscillator capacitance of the second pair of varactors.

1 24. The invention as recited in claim 22, wherein the third voltage is generated by the step of
2 combining the second voltage and a reference voltage.

1 25. The invention as recited in claim 24, comprising the steps of:
2 generating the third voltage based on a difference between the second voltage and the reference
3 voltage, and
4 operating, based on the third voltage, the VCO in a manner so as to compensate for temperature
5 variations.

1 26. The invention as recited in claim 17, further comprising the steps of:
2 comparing the clock signal and a reference signal,
3 generating a switch signal based on the comparison of the clock signal and the reference signal,
4 and
5 generating a phase difference between the clock signal and the reference signal; and
6 selecting either i) the up/down signal or ii) the phase difference between the clock signal and the
7 reference signal as an input to the proportional and integral charge pumps, and

8 wherein the first and second voltages are generated based upon the phase difference between the
9 clock signal and the reference signal when selected as the input by the MUX.

1 27. The invention as recited in claim 17, further comprising the step of generating a retimed
2 data signal based on the clock signal, wherein the retimed data signal is generated by the PD by sampling
3 of the data signal by the clock signal.

1 28. The invention as recited in claim 17, wherein the method is embodied as steps of a
2 processor in an integrated circuit.